

We claim:

sub A17

- 1 1. A clock recovery circuit, comprising:
 - 2 a first phase-locked loop (PLL) circuit for generating an oscillator signal having
 - 3 substantially the same frequency as a transmitter clock and for generating a bias signal; and
 - 4 a second PLL circuit generating a clock output signal, wherein said second PLL
 - 5 circuit is controlled by said bias signal generated by said first PLL circuit in a first mode and
 - 6 wherein said second PLL circuit has a second mode wherein said second PLL has an initial
 - 7 frequency determined by said bias signal and whereby said second PLL substantially
 - 8 instantaneously adjusts said clock output signal to phase changes of data in an input data stream.
- 2 2. The clock recovery circuit of claim 1, wherein a transition between said first and second modes is controlled by a transmission gate.
- 3 3. The clock recovery circuit of claim 1, wherein a transition between said first and second modes is controlled by a switch.
- 4 4. The clock recovery circuit of claim 1, wherein a transition between said first and second modes is controlled by a device that selectively imposes a bias current from said first PLL to said second PLL.
- 5 5. The clock recovery circuit of claim 1, wherein a transition between said first and second modes is controlled by a device that selectively imposes a bias voltage from said first PLL to said second PLL.
- 6 6. The clock recovery circuit of claim 1, wherein said first PLL circuit is tuned to a local clock that operates at substantially the same frequency as a transmitter clock.

1 7. The clock recovery circuit of claim 1, further comprising an elastic storage
2 circuit for generating a jitter-compensated clock and data output.

1 8. The clock recovery circuit of claim 1, wherein said second mode is activated
2 upon receipt of incoming data.

1 9. The clock recovery circuit of claim 1, wherein receipt of incoming data
2 substantially instantaneously starts said second PLL in phase alignment with said received
3 incoming data.

1 10. The clock recovery circuit of claim 1, wherein said input data stream is a bit
2 packet in asynchronous transfer mode (ATM) format.

1 11. The clock recovery circuit of claim 1, wherein said first and second PLLs
2 operate at different frequencies in accordance with one or more predefined ratios.

1 12. The clock recovery circuit of claim 1, wherein said second PLL circuit
2 generates said clock output signal using transmitted non-predetermined data.

1 13. A method for recovering a clock signal from an incoming data stream,
2 comprising:

3 tuning a first phase-locked loop (PLL) circuit to a local clock signal operating at
4 substantially the same frequency as a transmitter clock, wherein said first PLL circuit produces a
5 bias signal;

6 applying said bias signal to a second PLL circuit in a first mode, said second PLL
7 circuit generating a clock output signal in said first mode having a frequency determined by said
8 bias signal; and

9 removing said bias signal from said second PLL circuit in a second mode, wherein
10 said second PLL circuit has an initial frequency in said second mode determined by said bias

11 signal and whereby said second PLL substantially instantaneously adjusts said clock output
12 signal to phase changes in said incoming data stream in said second mode.

1 14. The method of claim 13, wherein a transition between said first and second
2 modes is controlled by a transmission gate.

1 15. The method of claim 13, wherein a transition between said first and second
2 modes is controlled by a switch.

1 16. The method of claim 13, wherein a transition between said first and second
2 modes is controlled by a device that imposes a bias current from said first PLL to said second
3 PLL.

1 17. The method of claim 13, wherein a transition between said first and second
2 modes is controlled by a device that imposes a bias current from said first PLL to said second
3 PLL.

1 18. The method of claim 13, wherein said first PLL circuit is tuned to a local
2 clock that operates at substantially the same frequency as a transmitter clock.

1 19. The method of claim 13, further comprising an elastic storage circuit for
2 generating a jitter-compensated clock and data output.

1 20. The method of claim 13, wherein said second mode is activated upon receipt
2 of incoming data.

1 21. The method of claim 13, wherein receipt of incoming data substantially
2 instantaneously starts said second PLL in phase alignment with said received incoming data.

1 22. The method of claim 13, wherein said input data stream is a bit packet in
2 asynchronous transfer mode (ATM) format.

1 23. The clock recovery circuit of claim 13, wherein said first and second PLLs
2 operate at different frequencies in accordance with one or more predefined ratios.

1 24. The clock recovery circuit of claim 13, wherein said second PLL circuit
2 generates said clock output signal using transmitted non-predetermined data.

1 25. A clock recovery circuit, comprising:

2 a first phase-locked loop (PLL) circuit for generating an oscillator signal having
3 substantially the same frequency as a transmitter clock and for generating a bias signal; and

4 a second PLL circuit generating a clock output signal, wherein said second PLL
5 circuit has an initial frequency determined by said bias signal and wherein said second PLL
6 circuit substantially instantaneously adjusts said clock output signal to phase changes of data of
7 an input data stream when said input data stream is present.

1 26. A clock recovery circuit, comprising:

2 first means for generating a first oscillator signal having substantially the same
3 frequency as a transmitter clock;

4 means for generating a bias signal;

5 second means for generating a clock output signal having an initial frequency
6 determined by said bias signal and substantially instantaneously adjusting said clock signal
7 output signal to phase changes of data in an input data stream; and

8 means for selectively imposing said bias signal from said first means to said
9 second means.

1 27. The clock recovery circuit of claim 26, wherein said means for selectively
2 imposing said bias signal is a transmission gate.

1 28. The clock recovery circuit of claim 26, wherein said means for selectively
2 imposing said bias signal is a switch.

1 29. The clock recovery circuit of claim 26, wherein said means for selectively
2 imposing said bias signal is a device that selectively imposes a bias current from said first means
3 to said second means.

1 2 30. The clock recovery circuit of claim 26, wherein said means for selectively
imposing said bias signal is a device that selectively imposes a bias voltage from said first means
to said second means.

1 2 31. The clock recovery circuit of claim 26, wherein said means for selectively
imposing said bias signal is a multiplexer.

1 2 32. The clock recovery circuit of claim 26, further comprising means for
generating a jitter-compensated clock and data output.

1 2 3 4 5 33. A clock recovery circuit, comprising:
a first phase-locked loop (PLL) circuit for generating an oscillator signal having
substantially the same frequency as a transmitter clock and for generating a bias signal;
a second PLL circuit generating a clock output signal in accordance with a control
input;
a phase detector for generating an error signal indicating a difference in phase
between an incoming reference signal and said clock output signal; and
a multiplexer for selecting one of said bias signal and said error signal to apply to
said control input.

1 2 3 34. The clock recovery circuit of claim 33, wherein said clock output signal
corresponds to phase changes of data of an input data stream in a second mode when said input
data stream is present.

1 35. The clock recovery circuit of claim 33, wherein said multiplexer selects said
2 bias signal in a first mode so that said second PLL has an initial frequency determined by said
3 bias signal.

1 36. The clock recovery circuit of claim 33, wherein said multiplexer selects said
2 error signal in a second mode so that said second PLL substantially instantaneously adjusts said
3 clock output signal to phase changes of data in an input data stream.

00024692 442020